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SiD Answers to Beijing Tracking R&D Review Questions 
 
February 26, 2007 
 
 
General Questions 
 
1. List the 10 most pressing issues / risks.  Provide an overall plan that describes 
the issues, their impact, and mitigation plans.  Identify potential show stoppers. 
 
We have identified 9 R&D issues that we believe are the most pressing: (A) readout chip 
design, (B) bump bonding, (C) power delivery and pulsing, (D) vibration,  (E) forward 
tracker design, (F) alignment, (G) simulation studies, (H) material budget, and (I) R&D 
funding and resources. These issues were selected because they are critical to our being 
able to demonstrate the feasibility of an all-silicon tracker that meets the needs of the ILC 
physics program.  We discuss each of these issues in the sections below. 
 
A. Readout Chip Design 
 
The SiD concept requires a readout chip designed specifically for use at the ILC.  Failure 
to produce such a chip, capable of power-pulsed operation and timing resolution close to 
the single-bunch limit, would be a major setback for SiD.  Therefore, the parallel 
development of multiple readout options for SiD is essential to ensuring the success of 
the project. 
 
Due to the attractiveness of applying KPiX readout across multiple detector subsystems 
and the desirable features of the chip itself, KPiX is being pursued as the baseline readout 
scheme for the SiD tracker.  If the bump-bonded concept for KPiX readout succeeds, it 
will reduce the cost, material and difficulty of producing the large number of modules, in 
excess of 10000, required for SiD.   
 
The KPiX readout is designed to achieve the power consumption, intrinsic noise 
performance and bunch tagging required for the SiD tracker. The difficulty is ensuring 
that the pedestal shifts introduced by routing the clock and power on the double-metal 
layer of the sensor are small enough and consistent enough that they do not adversely 
affect the efficiency and resolution of the sensors.  The capacitive couplings between the 
clock and power on the double-metal layer and the underlying readout traces are 
relatively simple to estimate, and it appears that these effects will not pose a problem.  
Inductive effects are much more difficult to accurately model and prototyping and testing 
are required to assess the actual performance that can be achieved. 
 
If the bump-bonded arrangement should fail, a backup plan is under development for a 
wirebonded variant of the chip. This design uses a 20x50 array of KPiX cells connected 
to standard double-row wirebonding arrays along both edges at 50 micron pitch.  The 
chip and readout cable would be mounted atop a small 20-mil thick ceramic substrate.  
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This chip would be wirebonded directly to the cable for power and readout, and directly 
to bond pads on the sensor for connection to the readout traces via double metal.  The top 
layer of the substrate could be metallized to form a ground shield underneath the chips, 
and could be used to bus power to the far end of the long chip as well if found to be 
necessary.  Although essentially a hybrid, this component is not expected to require 
multilayer construction or host components other than the two KPiX chips, making it a 
simple and inexpensive alternative to bump bonding. Such a hybrid adds approximately 
0.05% X0 to a single-sided module. 
 
In addition to KPiX development, there are three other silicon readout chip development 
efforts underway: the time-over-threshold chip being developed by UCSC/SCIPP, the 
Paris readout chip effort, and a new effort to investigate charge division readout of the 
strips. 
 
One key task remaining for the parallel effort at UCSC/SCIPP is the continued 
development and integration of the digital functions with the front-end design. More 
importantly, this design requires the development of a hybrid which integrates a number 
of these chips, an effort that has not yet begun. Finally, it must be shown that time-over-
threshold readout can deliver the required performance. Continued R&D and prototyping 
at UCSC will be required to demonstrate this solution as a viable readout alternative for 
the SiD concept. 
 
A key remaining issue for the parallel effort at Paris is the integration of power-pulsing 
into the design and demonstration of the required power reduction without degradation of 
performance.  A second major challenge is the development of a digital core including a 
myriad of sophisticated functions still under discussion.  This sophistication drives the 
push toward deep submicron fabrication which may carry risks for the analog functions 
of the chip. Finally, like the UCSC/SCIPP effort, this readout concept will require the 
development of a hybrid circuit board to host the chips, an effort that has not yet begun.  
Continued R&D and prototyping at Paris will be required to demonstrate this solution as 
a viable readout alternative for the SiD concept. 
 
The third parallel effort is to investigate the application of charge division readout to 
measure the coordinate parallel to the strip direction.  This is a new effort begun by 
Brown and UCSC/SCIPP.  Initial efforts will be focused on SPICE simulations to 
establish the feasibility and performance that can be achieved with charge division 
readout.  If these simulation studies are successful, a readout chip optimized for charge 
division measurements is planned. 
 
B. Bump Bonding 
 
In addition to overcoming any performance issues associated with the bump-bonded 
readout scheme, it must be shown that bump bonding is a feasible and cost effective 
choice of interconnection technology for such a large scale detector.  Furthermore, this 
process must not impact the short turnaround times that are required for R&D. 
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Bump bonding is a technology that has made great strides during the past five years.  
There are several technology options which can be used for our relatively low-density 
interconnections, and the indium bump-bonding process that has been used by the LHC 
pixel projects is not necessary for our pitch and pad size.  We highlight below two of the 
bump bonding options that are under consideration. 
 
One option that is particularly attractive for R&D work where low overhead and quick 
turnaround are required is stud bumping.  This process uses equipment very much like 
standard ball wirebonders to deposit individual bumps on pads as small as 50 microns 
square, much smaller than the 70x70 micron pads of KPiX.  It requires no 
semiconductor-style processing for bump deposition, can be performed on individual die 
as easily as whole wafers, and has a cost that scales linearly with the number of 
connections down to a very small number of bumps.  The expected cost for bumping SiD 
sensors in quantity is much less than $10 per sensor, and newer gold or copper stud 
bumpers can deposit bumps on a KPiX array in approximately one minute with no more 
setup time than wirebonding.  In addition, these bumps provide an extremely low-
impedance connection compared to other technologies.  We are pursuing this technology 
for both R&D and production.  However, concerns regarding diffusion of gold or copper 
into the sensors must be clarified before this technology can be considered for use during 
production. 
 
Another possibility under investigation is the use of Z-axis conductive adhesive films, 
which are more experimental now, but may soon be standard technology for high-density 
interconnection.  These films have many of the same advantages as stud bumping and 
also eliminate the need for specialized bumping equipment, but the low-impedance 
connections desired may be impossible to achieve. 
 
It should also be noted that a backup design for KPiX-based modules exists that uses 
wirebonding exclusively at the cost of some additional material and assembly overhead.  
Furthermore, only minor modification of the module design would be required to utilize 
either the UCSC/SCIPP chip or the Paris chip if a more conventional hybrid with many 
readout chips is found to be necessary, provided longer modules are not required to dilute 
the additional readout material.  We discuss in further detail the issues associated with 
longer modules in our response to question 2D. 
 
C. Power Delivery and Power Pulsing 
 
Low mass power delivery and control with low duty factor pulsed power will require 
careful design and R&D effort.  As an example we consider the SiD barrel.  The tracker 
design uses the KPiX chip to read out sensor modules 9.65 cm square.  Each module is 
expected to require a peak power of 2.94 watts, which is reduced to an average power of 
0.036 watts assuming an 80:1 effective duty factor.  This corresponds to a peak current of 
1.2 amps at 2.5 volts.  A simple scheme relying on local bypass and allowing 50 mV 
droop during a 2.5 ms effective “on” time would require 23 mF of local capacitance.  
Such capacitors are available, but are fairly massive.  If no local capacitance is used the 
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system would be limited by the resistive drop of the supply cabling.  If 0.5 V resistive 
voltage drop is allowed, the required copper diameter would be 0.35 mm/module. 
 
We have begun investigating several approaches to provide an optimized low mass power 
distribution design.  One approach would be to gang the power supplies for several 
modules, concentrating the mass associated with the bypass capacitance at the end of the 
barrels.  This is the most straightforward scheme, but could potentially be improved by a 
more sophisticated system. 
 
Peak currents can be reduced by a DC-DC conversion scheme, which would deliver 
power at a multiple of the supply voltage with local regulation.  This reduces both the 
required copper as well as the Lorentz forces.  The challenge is to design a scheme that is 
both low mass and works in a magnetic field.  There have been a number of studies by 
the LHC ATLAS group on serial powering and capacitive DC-DC conversion.  They 
have demonstrated a serially powered ATLAS ladder with no increase in coherent noise.  
Application of these ideas to ILC pulsed power will require a more complex design, but 
would substantially reduce both mass and forces on the supply cables. 
 
The issues associated with power pulsing are important for the tracker, but crucial for the 
vertex detector, with a much higher power density and limited apertures for cooling gas 
flow.  We recognize these are significant issues and expect to focus on R&D for power 
delivery systems as the detector design matures. 
 
D. Vibration 
 
Vibrations are a serious consideration in the performance of the support structures, which 
must provide sufficient stability of sensor positions to ensure that resolution is not 
degraded.  An initial estimate for the support cylinder of the innermost barrel gave a 
transverse resonance frequency of approximately 59 Hz.  That estimate treated the sensor 
modules as dead weight, ignored their potential contributions to transverse stiffness, 
ignored the weight of cables, and assumed no openings which would reduce the stiffness 
of the barrel support structure.  The estimate needs to be refined to take into account all 
material, alternative ply angles within the carbon fiber laminates, and the geometry of 
openings.  It will then be extended to disk structures and other barrels. 
 
Vibrations associated with pulsed power must be studied and characterized.  The modules 
and readout system will be examined to ensure that the combination of a magnetic field 
and the power delivery system does not lead to vibration of local features, such as wire 
bonds.  It may dictate the intervals at which cables must be anchored.  We may be able to 
mitigate the effects of power pulsing by controlling the rate at which power is ramped up 
and down and the relative timing of ramping in various portions of the tracker.  We note 
that the pulsed power frequency, 5 Hz, is significantly below the resonance frequency 
expected for major support structures.  Vibration amplitudes remain to be determined.  
We will seek to ensure that adequate margin is maintained as the designs of support 
structures are developed. 
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Most mechanical systems, such as vacuum pumps, produce vibrations at a frequency of 
20 Hz or below.  Vibrations from commercial power of 50 Hz or 60 Hz sources could 
also be critical; because of the expected resonance frequencies of support structures, we 
would seek to limit such sources. 
 
To minimize vibrations from the forced flow of cooling gas, we have tentatively assumed 
flow in the laminar regime.  Since forced flow cooling is more effective in the turbulent 
regime, we will examine the trade-offs between minimizing vibrations, optimizing 
cooling, and minimizing the material and space required for gas delivery and return 
systems.  Bench testing of prototypes will allow us to verify conclusions. 
 
We plan to make spreadsheet and finite element calculations to determine vibration 
modes of the support structures and the response to such stimuli.   Testing of prototype 
structures will provide a crucial verification that predictions from the analyses are correct.  
A thorough test will require a mechanically complete barrel, a full readout chain, and an 
appropriate magnetic field.  The schedule for such a test will depend upon the margin 
expected from calculations, the results of tests of smaller prototype structures, and the 
availability of a suitable magnet.  In the final detector, we plan to monitor the spectrum 
and amplitudes of vibration.  Frequency scanned interferometry has been shown to be 
capable of measuring vibrations of the frequency range we expect and could serve as an 
essential monitor of vibrations.  We would plan to make periodic checks for vibration 
sources when the detector and beam delivery system are assembled and operated. 
 
E. Forward Tracker Design 
 
We view the design of the tracking and vertexing systems as an integrated project.  The 
barrel elements have reached an advanced state of design and it is now important to bring 
the design of the forward elements up to the same standard.  From there both will 
advance together. 
 
The first issue is to understand what constraints are imposed by the physics requirements.  
In broad strokes these constraints are that the system achieve adequate track parameter 
resolution and that it have enough redundancy and sufficiently fine segmentation that 
pattern recognition is robust against worst-case estimates of backgrounds.  All sources of 
backgrounds must be considered.  The track parameter resolution must be adequate not 
only near the interaction point but also at the intersection of the track trajectory with the 
calorimeter face.  The pattern recognition must be robust not only for tracks from the 
interaction point but also for tracks from decays in flight, such as long lived B and D 
mesons, or short lived kaons and hyperons.  These issues can be studied by simulation 
and reconstruction of those benchmark physics processes that stress forward tracking and 
those processes that require excellence in both forward and central tracking.  Some 
additional details of our simulation and reconstruction software are given in our response 
to question 1G. 
 
In this first round a generic specification of the forward tracking system is sufficient; for 
example only a strawman tiling solution is required and many structural elements can be 
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aggregated.  The result will be an understanding of the parameter space of segmentation, 
strip orientation, spatial resolution, and material thickness.  We will also understand what 
stereo measurements are required and if it is necessary to vary the segmentation with 
radius, perhaps using pixels for those forward tracker elements closest to the beam line. 
 
When this first stage is complete, we will have a proof of principle that the SiD integrated 
tracking concept can meet the physics goals.  We can then perform the final optimization 
of the tracker. 
 
In the second stage greater fidelity will be introduced.  This will include more realistic 
solutions to the tiling problem, including overlaps, along with a detailed description of 
support structures, cabling and other dead material.  The goal of this stage is to certify 
that the detailed engineering designs indeed meet the physics requirements.  For example, 
is power conditioning within the active volume really within our material budget?  We 
expect that this stage will proceed for the forward and barrel systems together.  Some 
additional details of simulation plans, as well as related studies on alignment and 
calorimeter albedo, are given in our response to question 1G. 
 
F. Alignment 
 
Alignment goals have been described in the written documentation and presentations of 
the review.  Alignment includes positioning of silicon sensors within modules, 
positioning modules on support structures, positioning support structures relative to one 
another, and positioning the outer tracker with respect to other detector elements.  Based 
upon past experience, we think the goals we have set can be achieved.  Prototyping will 
help verify that.  Simulation studies will be made to determine whether the goals are 
adequate.  Please see our responses to questions 1G and 2F for further information. 
 
The precision necessary in placing sensors is determined by sensor to sensor overlap 
considerations and requirements for properly reconstructing the relatively small fraction 
of barrel hits for which Z-information is missing.  Since the first considerations should be 
easy to satisfy, our goals have been set to decrease the time required to establish initial 
tracker alignment and to meet “stand-alone” tracking requirements.  Initial silicon tracker 
and vertex detector alignment will be significantly improved by fits based upon track 
reconstructions.  Stability of alignment will be crucial in that it determines the frequency 
with which alignment with tracks would be needed.  Support structures based upon 
carbon fiber provide good stability and aid in providing stable alignment.  Considerations 
regarding the magnetic field are addressed in our response to question 14. 
 
Special attention will be given to ensuring that internal alignment of the outer tracker is 
preserved and alignment with respect to other detector elements is known, particularly 
after operations associated with servicing and push-pull operation.  Micron-level 
alignment of the outer tracker with respect to the vertex detector is essential.  Frequency 
scanned interferometry is one option for monitoring alignment stability and for guiding 
the intervals between re-alignments with tracks.  In the baseline design, connections 
between outer tracker elements have been chosen that minimize the transmission of 
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forces and moments.  We plan to extend that design philosophy to the rails which would 
support the outer tracker from the electromagnetic calorimeter. 
 
At present, the outer tracker and vertex detector are assumed to be independently 
supported.  We expect to consider three options for ensuring their relative alignment is 
known: a) monitoring relative positions and orientations via a technique such as 
frequency scanned interferometry, b) coupling them mechanically whenever the detector 
is closed, and c) a combination of a) and b).  We note that mechanical coupling may aid 
in controlling beam pipe and vertex detector vibrations and in reducing uncertainties in 
vertex detector position associated with beam pipe bellows assemblies. 
 
 
G. Simulation Studies 
 
In the material we presented at the review, in our verbal answers to your questions, and in 
these written answers, we have noted that advanced simulation and reconstruction tools 
are required to perform the final optimization of the detector and to certify the physics 
performance of many detailed design decisions.  Although the focus of this review is the 
tracker, the design of the tracker is intimately coupled to that of the vertex detector.  It is 
also coupled, but less tightly, to the design of the calorimeter.  Thus, the simulation tools 
under development utilize information from all three systems to optimize tracking 
performance.  
 
The simulation and reconstruction tools have been under development for a number of 
years.  Although this effort has been limited by the small available manpower, it has 
already produced the required core infrastructure.  SLIC, a GEANT-4 based detector 
simulation package is already capable of simulating the designs currently being 
considered.  A reconstruction and analysis framework, org.lcsim, has also been in regular 
use for some time.  These two packages share a common source for their geometry 
information and they communicate using the LCIO object persistency mechanism.   Both 
SLIC and org.lcsim can read events from the standard suite of signal and background 
event generators.   Detector and event visualization tools are also working well. 
 
For the barrel tracker, detailed geometries and prototype reconstruction codes have 
already been developed.   One critical path item, discussed further in our response to 
question 1E, is to advance the forward tracking system to this same standard.   Another 
critical path item is a full signal digitization package for silicon microstrip detectors.  
 
Once these become available, we will conduct a full set of systematic investigations into 
the detector design.  We plan to study the number and position of the central tracker 
barrels, "wedding-cake" nested barrel-disk transition topologies versus a "beer-can" 
barrel plus end cap, whether stereo measurements are necessary or whether the ~10cm 
tiling in z is sufficient.  In the forward region we will investigate various wafer shapes 
and tilings, shallow versus large angle stereo strips, as well as pixel versus strip readout.  
We also plan to study how the amount and distribution of tracker material affects the 
particle flow energy measurement and electron ID. 
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We need to understand the pattern recognition power for albedo from the calorimeter.  
The physics requirements for this study are driven by the jet energy resolution 
requirements and the project will need to be undertaken in collaboration with our 
colleagues in the calorimeter group. 
 
We are already able to overlay, at the Monte Carlo hit level, arbitrary combinations of 
signal and background events, in addition to handling dead channels and "salt-and-
pepper" noise.  This will allow us to unambiguously answer questions related to 
background pileup, fake hits arising from "ghosting" and merged hits due to nearby hits. 
 
We anticipate that, by the summer of 2007, many the above improvements to the 
simulation and reconstruction tools will be well advanced, at which time we can perform 
the final optimization of the tracker layout.  
 
Once that milestone is reached, work on these tools will continue, mostly by adding 
additional detail and fidelity that is needed to certify detailed design decisions.  We will 
also begin to prototype alignment algorithms, another study that requires the forward and 
barrel systems be treated in an integrated fashion. 
 
To date we have been severely hindered by a lack of manpower to conduct these 
dedicated studies, but a recent influx of support from new groups (e.g. Fermilab) and 
increased focus from established groups, have produced the critical mass required for 
timely completion of this work.  Since the simulation and reconstruction infrastructure is 
almost completely in place, new manpower can be directly applied to answering the 
critical questions.   
 
H. Material Budget 
 
Minimizing the material in the active tracking volume has been a central tenet of the SiD 
detector concept.  The primary reason for this focus is to preserve, as much as possible, 
the original event topology to aid the particle flow calorimetry.  Electromagnetic showers 
should start in the ECAL, not in the tracker, while the confusion that results from 
additional tracker / calorimeter hits created by charged particle interactions and delta rays 
should be minimized.  In addition, the reduced multiple scattering improves our ability to 
identify and measure low pT tracks.   
 
Nearly all of our R&D efforts are connected with this goal in one way or another: 
 
• Power pulsing of the readout chips and air cooling allow us to eliminate the 
substantial material normally required for water cooling. 
• Bump bonding the readout chip to the sensor minimizes the readout material. 
• The mechanical design takes advantage of the mechanical stability of light-weight 
carbon fiber/foam cylinders. 
• Thinned silicon is being investigated as an option for further reducing material. 
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• Simulation studies seek to optimize the overall detector performance, balancing 
the information associated with each additional measurement layer and the 
associated increase in material. 
 
We have existence proofs that small silicon trackers can be built with minimal amounts 
of material (e.g. SLD, B Factories), and that large silicon trackers can be built using 
considerably more material (e.g. hadron collider experiments).  A major goal in the SiD 
tracker design is to build a large tracker with a minimal amount of material. 
 
I. R&D Funding and Resources 
 
The R&D plan described in our report and presentations is geared towards having a 
mature tracker design on a similar time scale as the accelerator Engineering Design 
Report (EDR).  It is an ambitious plan that seeks to design a tracker that is optimized for 
the ILC physics program through extensive simulation studies and whose technical 
soundness is based on prototypes and test beam verification of key components.  
Successful execution of this plan depends critically on having sufficient funding and 
resources available to carry it out.  These resources include M&S funding for prototypes 
and specialized equipment, physicist manpower to develop, simulate, and optimize the 
tracker design, engineering/technical manpower to design and build the technical 
components, and test beam resources to study the performance of our design.  Ultimately, 
the greatest R&D risk is that insufficient resources will be directed towards achieving the 
goals of this plan. 
 
2. Identify the major technical decisions that need to be made and the time scale 
for making these decisions. 
 
There is a strong linkage between the major technical decisions that need to be made and 
the most pressing R&D issues that we described in our response to question 1, with the 
results of the R&D serving as the basis for making the major technical decisions.  We 
have identified the following major technical decisions: (A) specifying the tracker layout, 
(B) specifying the forward tracker design, (C) readout chip selection, (D) decisions on 
sensor design, (E) decisions on module design, and (F) decisions on alignment 
requirements. 
 
There are two major goals that set the time scale for making these major technical 
decisions.  The first time scale is the development of an SiD Conceptual Design Report 
(CDR) in 2008.  For the CDR, we anticipate completing the simulation studies required 
to optimize the tracker layout (2A) and specify the forward tracker design (2B), as well as 
establishing the extensive program of prototype development and testing needed to make 
the remaining technical decisions.  A second time scale is the development of an 
Engineering Design Report (EDR) in 2010-2011.  For the EDR, we anticipate having 
made the technical evaluations of prototypes for all major components, and made the 
major technical decisions associated with the selection of a readout chip (2C), sensor 
design (2D), module design (2E), and alignment requirements (2F). 
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We describe each of these major technical decisions in more detail below.  
 
A. Specifying the Tracker Layout 
 
The final optimization of the tracker layout involves decisions about the number of layers, 
locations of these layers, and which layers have stereo layers to provide 3D hit 
measurements.  These decisions involve the trade off of pattern recognition power against 
material budget and require that advanced pattern recognition software be available.  
Moreover, the decision must consider both the tracker and the vertex detector, both barrel 
and forward, in an integrated fashion.  Our goal is to have the tools in hand by summer 
2007 and to have an optimized tracker layout by the end of 2007. 
 
B. Specifying the Forward Tracker Design 
 
The details of the work required for optimization of the forward tracking system are 
discussed in our answer to question 1E.  Our goal is to have the tools in hand by summer 
2007 and to have an optimized forward tracker layout by the end of 2007. 
 
C. Readout Chip Selection 
 
Three readout chips are under development that are specifically intended for microstrip 
readout at the ILC.  The 1024-channel SLAC/Oregon KPiX chip, initially designed for 
use with the SiD Silicon - Tungsten calorimeter, is currently being modified for use with 
the prototype 10cm tracking sensor modules under development at SLAC.  The KPiX 
chip features a 1024-channel bump-bond array and full analog-to-digital conversion on 
up to four samplings per beam crossing.  The LSTFE chip, under development at 
UCSC/SCIPP, features a time-over-threshold analog measurement and real-time 
accumulation of leading- and trailing-edge information.  Two versions of the LSTFE chip 
are envisioned: one optimized for the readout of long (approaching 1 meter) ladders, and 
the second optimized for the readout of the 10cm sensors currently under development 
for the SiD.  A chip being developed in deep-submicron CMOS at LPNHE Paris is 
intended for use with the somewhat longer sensor ladders that will surround the TPC in 
the LDC design.  This chip features full analog-to-digital conversion of the pulse integral 
with up to 16 samples per pulse train.  Both the KPiX and LSTFE are being designed to 
mate to the SiD sensor, with KPiX mating to the bump bond array and LSTFE to the 
conventional wire-bond pads at the ends of the metallic strips.  For all three designs, the 
developers of the readout chips envision the use of fast power cycling to achieve a 99% 
power savings relative to continuous operation, although this power-cycling feature has 
yet to be incorporated in the Paris design.  In addition, a new R&D effort has begun 
investigating the use of charge division readout to measure the coordinate along the strip 
direction. 
 
Substantial progress has been made on all three designs, although numerous issues 
remain for each effort's proof-of-principle demonstration that their chip can be 
incorporated in a low-mass detector that achieves a hit position resolution of better than 
10 microns.  KPiX proponents need to show that the chip can indeed be modified for use 
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in precise tracking of minimum ionizing particles, with minimal cross talk between 
digital and analog functions.  Proponents of LSTFE need to demonstrate that the time-
over-threshold approach does not limit detector resolution for either short or long ladders. 
The Paris group must successfully continue their migration to deep sub-micron processes, 
and develop the digital components of their chip.  All three groups need to demonstrate 
full functionality within one millisecond of switch-on. 
 
These parallel chip development efforts provide are expected to cover the full range of 
choices for the tracking readout chip.  Testing of these readout chips on the bench as well 
as on sensors in a test beam, will allow us to evaluate the strengths and weaknesses of 
each approach.  Simulation studies will provide valuable information on the depth of 
buffering required.  The result of these studies will not necessarily be a single chip used 
throughout the tracker.  For example, it is possible that different chips will be used in the 
central and forward regions due to background concerns or that some layers may employ 
charge division readout to provide 3D hit measurements.  It is important that the required 
R&D proceed in a timely fashion so that an informed readout chip selection can be made 
on a time scale consistent with preparing the tracker EDR. 
 
D. Decisions on Sensor Design 
 
It is clearly desirable to make the most efficient use of the silicon wafers in our design. 
This is one motivation for developing the largest square inscribed by the usable region of 
a six-inch wafer.  The selection of very fine readout pitch and use of intermediate strips 
result from a readout scheme that minimizes the mass penalty for having a large number 
of readout channels, while the short module design minimizes capacitance and therefore 
maximizes signal-to-noise. 
 
Selection of a different readout scheme that requires additional material could motivate 
changes in the sensor design to bring the material budget back down.  For example, one 
might choose to build longer modules that would require a larger strip pitch or the 
elimination of the intermediate strips to limit increased noise from the larger capacitance.  
In this case, the double-metal readout would also be dropped and, for detectors without 
intermediate strips, DC-coupling could also be considered to eliminate the necessity for 
polysilicon bias resistors.  Both of these simplifications would reduce sensor cost 
somewhat.  Elimination of the double-metal and construction of longer modules requires 
very little modification of the prototype mask set being developed since it already 
includes wirebond pads at both ends.  DC coupling is a more radical change that would 
have to be very carefully examined before a decision would be made. 
 
If feasible, the use of thinned silicon is another option to reduce material.  If readout chip 
prototypes succeed in delivering the design noise performance, it may be desirable to thin 
the silicon to reduce mass further since some loss of signal is not expected to adversely 
affect performance.  Decisions regarding thinned silicon will depend upon the successful 
development of vendors that can reliably produce thinned sensors of high quality and in 
quantity at an attractive cost.  
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E. Decisions on Module Design 
 
The success of various readout options drives key decisions regarding the module design.  
The first perturbation on the baseline would be changes to accommodate a wirebonded 
variant of the KPiX chip, and depends upon the success of bump-bonded prototypes.  
These changes are relatively minor and do not effect the mechanical structure of the 
module.  The next level would be changes to accommodate another readout chip option.  
The scope of those changes depends largely upon the kind of hybrid design required.  
These changes might be quite radical and require the design of longer modules to dilute 
the effect of increased readout material, and in turn could require very different sensors 
as outlined above.  Any change to longer modules will have to be carefully assessed in 
terms of tracker performance as well, since preliminary studies suggest that short z 
segments are important to pattern recognition for tracks that have no hits in the vertex 
detector. 
 
The other major decision that must be undertaken relates to the choice of module 
mounting scheme.  In the context of the current concept, it must be decided whether parts 
made entirely from carbon-fiber reinforced plastic meet the requirements for mounting 
precision and repeatability.  This will require both simulation to better define the 
alignment requirements and prototype testing to judge the quality of these parts against 
more complicated and expensive options. More fundamentally, the mounting clip concept 
needs to be carefully evaluated from an engineering standpoint, including 3-D modeling 
to ascertain its soundness.  Other schemes, particularly those delivering greater precision 
will likely increase both material and cost of the production modules. 
 
F. Decisions on Alignment Requirements 
 
We are presently prepared to make simulation studies of alignment requirements for the 
barrels.  For the disks, simulation studies are expected to aid in determining the tiling 
scheme; thereafter, they would be extended to include a determination of the precision 
with which the position of each disk sensor needs to be known.  We expect that initial 
studies will be completed this year.  More complete studies to understand the optimum 
numbers of barrel and disk layers and their geometries would follow.  Simulation studies 
are discussed in greater detail in our response to question 1G. 
 
Prototyping will also play an essential role in guiding alignment requirements.  While 
simulations should determine the net alignment precision desired, prototyping should 
determine the alignment tolerance of each link of the alignment chain.  That prototyping 
is likely to continue for most of the R&D period. 
 
Groups working on the outer tracker, the vertex detector, and the beam pipe should all 
participate in a decision on the extent to which their support structures should be coupled.  
The time for such a decision will depend on the maturity of each design. 
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3. What corrections have to be applied to the data to get the desired resolution? 
 
Due to the inherent stability of silicon sensors, there are no environmental corrections 
required in a silicon tracker.  The major factors in obtaining the desired resolution are our 
ability to measure the location of each silicon wafer, the signal-to-noise ratio in the 
sensors, and our knowledge of the magnetic field.  Of these factors, our biggest concern 
is in achieving stable alignment of the silicon wafers.  The track-based alignment 
algorithms require that the relative positions of the various tracker elements either be held 
stable or precisely monitored by the alignment system.  This is an active and important 
area of R&D in the SiD collaboration, and further details may be found in the SiD 
Tracking R&D Report and Bill Cooper’s presentation. 
 
4. What is the data and analysis overhead? 
 
We do not see this as a potential problem.  While many of the details of the data format 
and DAQ system still need to be worked out, we are confident that the data volume will 
be much less than in Atlas or CMS since all relevant quantities (beam crossing frequency, 
detector occupancy, interaction rate, and trigger rate) are orders of magnitude smaller in 
SiD.   
 
5. How much online and offline computer time is needed to analyze an event? 
 
We believe tracking will be much easier for SiD than Atlas or CMS, and our simulation 
efforts to date indicate this is likely to be the case.  Many of our tracking algorithms 
currently take fractions of a second on today’s laptop computers, with Moore’s Law 
predicting a x100 increase in computing power by 2020, so we do not see this as a 
potential problem. 
 
6. How does the physics performance depend on detector resolution? 
 
As mentioned in our response to question 3, silicon detectors inherently make very 
precise measurements of track hit positions.  The SiD tracker design is founded on taking 
full advantage of this capability.  The result, as shown in our report and presentations, is a 
tracker with excellent resolution (~0.2% pT resolution for tracks at 90° with 1GeV < pT < 
100GeV) and full solid angle coverage with a uniform tracking technology.  We also 
refer the committee to Marcel’s presentation, which showed how a number of physics 
processes benefit from the excellent coverage and resolution provided by SiD.  While we 
will continue to study the physics performance as we optimize and benchmark the tracker 
design, the detector resolution is largely fixed by our choice of technology. 
 
7. How well is the bunch crossing time measured? 
 
Silicon detectors are intrinsically fast devices, and we expect to be able to tag each 
tracker hit with the beam crossing that it originated from.  While the readout shaping 
times that are longer than the 300 ns bunch crossing time (see our response to question 8), 
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we measure the deposited charge and expect to be able to compensate for any time 
slewing in the threshold discriminator to within ±1 bunch crossing. 
 
8. How many bunch crossings are integrated over? Can it be reduced? 
 
Shaping times are likely to be in the range 0.5 – 1.5 µs, so we expect to measure the 
charge deposited in 2 – 5 beam crossings.  The background hit occupancy for the smallest 
radius (i.e., highest background) regions is expected to be 10-4 per bunch crossing in the 
tracker barrel and 3.3×10-3 per bunch crossing in the tracker disks (see our response to 
question 9).  With these low background rates, optimization of the readout chip design is 
likely more important than further reducing background pileup. 
 
9. What are the major sources of noise and background hits?  How are the 
efficiency and resolution affected by backgrounds? 
 
The expected background occupancies are detailed in Section II.b of the SiD Detector 
Outline Document (http://hep.uchicago.edu/~oreglia/siddod.pdf).  In the outer tracker, the 
major sources of background hits are detector noise, two photon interactions, and 
machine-induced backgrounds.  To estimate the machine-induced backgrounds, Guinea-
Pig is used to simulate the beam-beam interaction and to generate the e+e- pair 
background, radiative Bhabhas, disrupted beams and beamstrahlung photons.  For the 
innermost layer of the tracker barrel, the expected strip occupancy is 10-4 per bunch 
crossing and is dominated by back-scattered photons.  For the inner (r = 20 cm) radius of 
the tracker disk layers, the expected strip occupancy is 3.3×10-3 per bunch crossing, 
dominated by back-scattered photons and charged particles produced in two-photon 
interactions.  With the single bunch timing capability of silicon strip detectors, the effect 
of backgrounds on efficiency and resolution is expected to be negligible. 
 
We plan to make a detailed study of the impact of backgrounds as part of the simulation 
studies described in our response to question 1G.  This will allow us to quantify the 
impact of background levels above those currently predicted, and test the robustness of 
our tracker design and algorithms.  Note that we have previously performed simulations 
of the barrel tracker reconstruction efficiency for the NLC accelerator design that 
included the integrated backgrounds from a full NLC bunch train.  These studies 
demonstrated good tracking efficiency in the presence of the higher NLC backgrounds. 
 
Background rates are likely to be an important issue for the vertex detector design since 
the pair background rate grows rapidly with decreasing radius.  In addition, some vertex 
detector technologies integrate over many bunch crossings.  These backgrounds are also a 
consideration in the design of the forward disks, whose technology (pixel or strip) has not 
been chosen.  Study of the impact of backgrounds on the full tracking system, including 
the vertex detector and forward disks, is an important part of our simulation program. 
 
10. What is the largest uncertainty in the material budget? 
 
Please see our response to question 1H. 
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11. What is the largest uncertainty in achieving your performance goals? 
 
Please see our response to question 3. 
 
12. What are the issues associated with pulsed power? 
 
Please see our response to question 1C. 
 
13. What degree of temperature uniformity is required? 
 
The SiD outer tracker design assumes an end-to-end temperature difference of 10oC.  
Provided temperatures are sufficiently stable, that is not expected to present significant 
design, fabrication, or reconstruction issues.  We plan to control cooling gas temperature 
to ±5oC.  Given the cylindrical symmetry of the barrels, changes in temperature primarily 
affect the local radius and overall length of a barrel.  For a temperature change of 10oC 
and a CTE for carbon fiber laminate of -8 x 10-7 per degree C, the expected radius change 
of the largest diameter barrel is 10 µm, which should have negligible effect on track 
reconstruction.  The corresponding change in overall length of the largest barrel is 22 µm; 
that should also have negligible effect.  Similar results are expected for the disks. 
 
The CTE of the silicon sensors is approximately 2.6 x 10-6 per degree C.  Over the half-
width of a sensor, a temperature change of 10oC leads to a transverse shift in position of 
the outermost trace of 1.3 µm.  That should have negligible effect on reconstruction 
precision. 
 
Bowing of a barrel module due to temperature change depends on details of the module.  
For a full-area carbon fiber (0.2 mm thick) - Rohacell (3 mm thick) - carbon fiber (0.2 
mm thick) sandwich structure epoxied to a 100 mm square by 0.3 mm thick sensor, the 
sensor sagitta induced by a 10oC temperature change is approximately 8 µm.  However, 
that result depends rather strongly on how much of the available carbon fiber and 
Rohacell area remains and has not been checked with present module component 
dimensions.  Thermal bowing will be calculated as module structures are detailed and 
will be measured during module prototyping. 
 
Power dissipation and the flow rate of the cooling gas determine the end-to-end 
temperature difference of the outer tracker.  We plan to monitor gas supply and return 
temperatures and temperatures at a few other locations within the outer tracker volume to 
ensure that temperature differences are acceptable and that adequate cooling is 
maintained.  Temperature distributions within modules depend upon the gas flow regime.  
We expect to measure those distributions during prototyping and to take the results into 
account in designing gas distribution and flow paths. 
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14. What is the impact of non-uniformities in the magnetic field on tracker 
performance and operations? 
 
Unlike a number of other tracking technologies, inhomogeneities in the magnetic field do 
not affect the measurements of the track's position itself.  That is, although the non-
uniformities will cause a charged track’s trajectory to deviate from a pure helix, the 
measured coordinates of the track will accurately describe its true trajectory.  
 
We expect the central field to be well mapped, stable, and reproducible.  Installing small 
Hall probes on the support structures of the central tracker would allow us to monitor the 
field during operations. We have not yet quantified the limits of acceptable deviations, 
but are aware that such studies need to be completed.  Track propagators employing a 
Runge-Kutta algorithm to step a track through a magnetic field map are available, but 
manpower is currently limited so these studies have not yet been completed.  A short 
term analysis which would allow us to study "worst-case" scenarios would involve using 
an inhomogeneous field map in GEANT4 during the event simulation and then 
reconstructing the event assuming a constant, perfectly solenoidal field.  We expect to 
have first results by the LCWS07 workshop. 
 
15. What are the major electronics issues? 
 
Please see our response to question 1A-C. 
 
16. What are the major R&D cost drivers? 
 
As part of our written report, we included preliminary cost estimates for the SiD tracking 
R&D program.  We highlight below some of the major costs that are included in this 
estimate. 
 
• Engineering, staff, and postdoc personnel required to carry out the R&D program 
• Fabrication costs for sensor masks and prototypes 
• Fabrication costs for the readout chips being developed 
• Tooling costs for mechanical prototypes 
• Large CMM for studying mechanical design issues 
 
In addition, there will be costs associated with carrying out a test beam program to study 
the properties of prototype detectors and support structures.  We did not include these 
costs in our report, but do anticipate the need for a 5-6T magnet to study detector 
performance and vibration issues associated with pulsed power.  Further study is needed 
to establish the magnetic field volume and type of magnet required for these tests. 
 
17. What are the major R&D schedule drivers? 
 
We have not yet developed a detailed schedule for the proposed R&D program.  
Nevertheless, we have made a first pass at a preliminary schedule for module prototype 
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studies and based on this preliminary schedule and our past experience we list below 
some of the items we anticipate will drive the schedule. 
 
• The availability of the required resources, both material and personnel, to carry 
out the R&D program 
• Engineering time required to develop mechanical and electrical designs 
• Lead times for procurement of technical components (sensors, readout chips, 
cables, etc.) 
• Time required for testing and design iteration 
 
18. What is the distinction between this effort and other similar efforts? 
 
The SiD tracking group is the only group focused on developing an all-silicon tracker.  
We see many advantages in this approach, as we have tried to outline in our report and 
presentations.  These advantages include: 
 
• The inherent stability of silicon detectors 
• Minimal material in the forward region 
• Coverage of the full solid angle with a uniform technology 
• Exceptional hit position resolution, two track separation, and single bunch timing 
• The flexibility to optimally place and orient sensors within the tracking volume 
 
Another distinction is that we strongly believe it is important to study and optimize the 
tracker design as one piece of an integrated detector.  This is what ultimately will 
determine our ability to meet the ILC physics goals.  Thus, in our studies the vertex 
detector and EM calorimeter play important roles in our tracking strategy.   
 
19. Describe tasks being done in collaboration with other projects. 
 
There are a number of facets of the SiD development activity that mesh nicely with work 
going on in other areas of ILC detector R&D, both within and outside of the development 
of microstrip sensors and servicing. 
 
Until recently the KPiX readout effort has been generic to both calorimetry and tracking; 
only recently has the KPiX tracker chip design begun to diverge, in relatively minor ways, 
from the calorimeter version.  Most of the current effort, and in particular the testing 
underway at the University of Oregon, remains common to both tracking and calorimetry. 
 
The LSTFE design is being done equally within the SiLC and SiD envelopes, as its 
approach is equally applicable to both short and long sensor ladders. The most pressing 
issue of the LSTFE design is to demonstrate good single-hit resolution with time-over-
threshold readout, and can only be explored with a testbeam run.  To this end, the LSTFE 
group is incorporating itself in the SiLC testbeam program.  In addition, fundamental 
issues associated with the use of microstrips in the long-ladder, high resolution limit, 
which is essential to the SiLC program, are currently being explored by the LSTFE group. 
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Finally, there are a number of important points of contact between SiD and SiLC 
simulation needs.  In particular, both groups need to understand the effect of material 
(both amount and distribution) on the energy-flow capabilities of the calorimeter.  Both 
groups must also develop an understanding of the need for resolution, segmentation, and 
three-dimensional readout demanded by the high backgrounds in the forward region, as 
well as the physics that is likely to appear there. In both of these cases, collaborative 
work is beginning to get underway. 
 
Power distribution and power pulsing are two other areas where we expect to benefit 
from collaborative efforts.  We anticipate that there will be a broad desire to reduce 
cooling requirements by application of pulsed powering of readout electronics.  Many of 
the issues that arise (see our response to question 1C) are not limited to a single detector 
concept or detector subsystem, but are general problems where a common solution may 
be possible.  While power pulsing reduces the average power, it does not change the peak 
current required.  Large peak currents are a common feature of finely segmented solid 
state tracking devices, and we anticipate that collaborative efforts will be beneficial.  For 
example, the LHC R&D efforts in serial powering and DC-DC conversion (see our 
response to question 1C) are aimed directly at reducing the power supply currents that are 
required. 
  
20. What simulation studies are required?  What is the time schedule for 
performing these studies? 
 
Please see our response to questions 1E, 1G, and 2A-B.  
 
 
SiD Specific Questions 
 
21. What are your plans to demonstrate the benefits of the challenging electronics 
design, including bump bonding? 
 
The advantages of the bump bonded readout scheme are quite clear.  As described in our 
response to question 1A, the introduction of even a minimal substrate increases the 
material by about 0.05% X0 per measurement, an increase of 6% for layers with single-
sided modules and almost 10% for layers with double-sided modules. Since it appears 
that bump-bonding processes for this application may be very inexpensive, perhaps as 
little as $10/sensor, there is also a significant cost savings over use of a traditional hybrid.  
As an example, the CMS TOB hybrids had a cost of approximately $150 each.  Hybrid 
QA and delivery have often been problematic and the introduction of a hybrid with a 
large number of smaller chips into the design multiplies the number of parts and single-
point failure modes for a module as well as the number of potentially fatal processing 
steps during module production.    
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22. What are your plans to demonstrate the rigidity of the tracking module?  Will it 
maintain its shape under a 10°C temperature variation?  
There is a possibility of a significant temperature difference between as-built modules 
and those which are installed and running.  This change could be as large as 10°C.  A 
simple two-dimensional model of the module assuming high-modulus carbon fiber in the 
frame results in an 8 micron sagitta at the center of the module due to thermal effects.  
Although this is not significantly larger than other anticipated as-built effects, complete 
3D modeling and careful testing of prototypes will be required to ensure that such 
thermal effects are not problematic.  Note that double-sided modules have a symmetry 
which cancels any large-scale thermal distortions of this kind. 
